posted on July 24, 2014 14:02
Experts at the table, part 2: FinFETs become more complex at each new node; stacked die IP challenges; including the package in the simulation; local versus global design concerns.
View Full Article . . .
Receive pre-event offers for first choice enrollment in seminars and events. Periodic updates on state-of-the-art industry standards and innovations.
The Threshold Network: Join Now!
Advanced CMOS Technology
Fundamentals of Microchip Design and Fabrication
5/3nm FinFET Fabrication
The 3D Packaging Revolution
Advanced Lithography
Remote Learning
Learning Methodology