posted on October 27, 2018 08:06
Unlike scaling practices in 2D NAND technology, the direct way to reduce bit costs and increase chip density in 3D NAND is by adding layers. In 2013, Samsung shipped the first V-NAND product using 24 layers and MLC [1].
View Full Article . . .
Receive pre-event offers for first choice enrollment in seminars and events. Periodic updates on state-of-the-art industry standards and innovations.
The Threshold Network: Join Now!
Advanced CMOS Technology
Fundamentals of Microchip Design and Fabrication
5/3nm FinFET Fabrication
The 3D Packaging Revolution
Advanced Lithography
Remote Learning
Learning Methodology